Hi, my name is
I'm a software engineer with a focus on web development. Here is where I share my current skillsets, accomplishments and my passion for technology!
I am a recent graduate from York Univeristy with a bachelor's degree in Computer engineering. Primarily I have a focus on software development building various web based applications with hands on experience in full stack. Despite this focus in my career, I have a love and appreciation for all tech-related things from the highest level in software services to the lowest levels in hardware such as gate level and transistor level design. Outside of technology I like traveling, motorsport and appreciating many forms of art.
-
-
-
-
-
- Express.js
-
-
-
-
-
-
-
-
-
Projects
-
MedMemoA web based communication application geared towards healthcare professionals in the hospital environment. The main goal was to create a lighweight web application that was easily accessable to health care workers that provided information about a patient's condition. This would thereby remove the need for physical terminal stations for handling important patient data and improve the effeciency of data in general.
- React.js
- Express.js
- Passport.js
- MySQL
- Firebase
-
Chat ApplicationA web based chat application that allows users to create their own chat rooms and send text based messages to communicate. The application authenticates the user through their Google credentials via Oauth and establishes a name, email address and photo based on their Google profile. The purpose of Nuchat was to demonstrate the usability of Firebase in a real-time application as well as its querying capabilities while working with multiple entries in a database.
- React.js
- Firebase
-
LRU Integrated CircuitA VLSI design that outlines an Application Specific Integrated Circuit (ASIC) that replicates the nature of the Least-Recently-Used algorithm for a 4-way set-associative cache that has a total of 8 sets within a 600nM process. This includes creating verilog simulations, schematics and layouts. In doing so it will keep track of how often each way in each set is accessed by using a 2-bit counter where the value 11 represents the most recently accessed and 00 represents the least recently accessed.
- SystemVerilog
- Verilog
- Cadence Virtuoso
- Innovus
- Design Compiler
